{"id":25220,"date":"2018-09-21T13:54:25","date_gmt":"2018-09-21T20:54:25","guid":{"rendered":"https:\/\/www.rambus.com\/?p=25220"},"modified":"2024-03-27T14:13:10","modified_gmt":"2024-03-27T21:13:10","slug":"mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs","status":"publish","type":"post","link":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/","title":{"rendered":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs"},"content":{"rendered":"\t\t<div data-elementor-type=\"wp-post\" data-elementor-id=\"25220\" class=\"elementor elementor-25220\" data-elementor-post-type=\"post\">\n\t\t\t\t\t\t<section class=\"elementor-section elementor-top-section elementor-element elementor-element-23842490 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"23842490\" data-element_type=\"section\" data-e-type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-64a42fea\" data-id=\"64a42fea\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<section class=\"elementor-section elementor-inner-section elementor-element elementor-element-3bcace4e elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"3bcace4e\" data-element_type=\"section\" data-e-type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-66 elementor-inner-column elementor-element elementor-element-307c7c07\" data-id=\"307c7c07\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-10ead27f elementor-widget elementor-widget-text-editor\" data-id=\"10ead27f\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p>Download The Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs to learn how MIPI Alliance Camera Serial Interface and Display Serial Interface standards are evolving to meet the needs for higher data rate interfaces.<\/p><h3 data-fontsize=\"22\" data-lineheight=\"29\"><span style=\"font-weight: normal;\">Presentation overview:<\/span><\/h3><ul><li>Learn how higher resolution, pixel depth and frame rate cameras and displays are driving the need for higher data rate interfaces<\/li><li>Impact of trends on CSI and DSI designs<\/li><\/ul><p>To learn more about the our MIPI offerings, click\u00a0<a href=\"http:\/\/rambus.com\/interface-ip\/controllers\/mipi-controllers\/\" target=\"_blank\" rel=\"noopener\">here<\/a>.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t<div class=\"elementor-column elementor-col-33 elementor-inner-column elementor-element elementor-element-6aad1df8\" data-id=\"6aad1df8\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-512b8e74 elementor-widget elementor-widget-image\" data-id=\"512b8e74\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"image.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/MIPI_DEVCON_Presentation_1_01.pdf\">\n\t\t\t\t\t\t\t<img fetchpriority=\"high\" decoding=\"async\" width=\"350\" height=\"267\" src=\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon.png\" class=\"attachment-large size-large wp-image-25221\" alt=\"MIPI Devcon: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs\" srcset=\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon.png 350w, https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-300x229.png 300w, https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-150x114.png 150w\" sizes=\"(max-width: 350px) 100vw, 350px\" \/>\t\t\t\t\t\t\t\t<\/a>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<div class=\"elementor-element elementor-element-4428cd2b elementor-widget elementor-widget-text-editor\" data-id=\"4428cd2b\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p style=\"margin-top: 20px;\"><a href=\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/MIPI_DEVCON_Presentation_1_01.pdf\"><i class=\"fa fa-download\"><\/i> Download Presentation<\/a><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"<p>Download The Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs to learn how MIPI Alliance Camera Serial Interface and Display Serial Interface standards are evolving to meet the needs for higher data rate interfaces. Presentation overview: Learn how higher resolution, pixel depth and frame rate cameras and displays are driving [&hellip;]<\/p>\n","protected":false},"author":6,"featured_media":25225,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_genesis_hide_title":false,"_genesis_hide_breadcrumbs":false,"_genesis_hide_singular_image":false,"_genesis_hide_footer_widgets":false,"_genesis_custom_body_class":"","_genesis_custom_post_class":"","_genesis_layout":"","footnotes":"","_links_to":"","_links_to_target":""},"categories":[824,667],"tags":[],"class_list":{"0":"post-25220","1":"post","2":"type-post","3":"status-publish","4":"format-standard","5":"has-post-thumbnail","7":"category-memory-interfaces","8":"category-presentations","9":"business_unit-controllers","10":"business_unit-mipi","11":"resource_type-presentations","12":"entry"},"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v26.9 (Yoast SEO v26.9) - https:\/\/yoast.com\/product\/yoast-seo-premium-wordpress\/ -->\n<title>MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs - Rambus<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi\u2120-and-mipi-dsi\u2120-designs\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs\" \/>\n<meta property=\"og:description\" content=\"Download The Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs to learn how MIPI Alliance Camera Serial Interface and Display\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi\u2120-and-mipi-dsi\u2120-designs\/\" \/>\n<meta property=\"og:site_name\" content=\"Rambus\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/RambusInc\" \/>\n<meta property=\"article:published_time\" content=\"2018-09-21T20:54:25+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2024-03-27T21:13:10+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png\" \/>\n\t<meta property=\"og:image:width\" content=\"500\" \/>\n\t<meta property=\"og:image:height\" content=\"286\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"fongj@rambus.com\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@rambusinc\" \/>\n<meta name=\"twitter:site\" content=\"@rambusinc\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/\"},\"author\":{\"name\":\"fongj@rambus.com\",\"@id\":\"https:\/\/www.rambus.com\/#\/schema\/person\/37e2e7e0a04304c805d567b056b6282e\"},\"headline\":\"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs\",\"datePublished\":\"2018-09-21T20:54:25+00:00\",\"dateModified\":\"2024-03-27T21:13:10+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/\"},\"wordCount\":98,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/www.rambus.com\/#organization\"},\"image\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png\",\"articleSection\":[\"Interface IP\",\"Presentations\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/\",\"url\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/\",\"name\":\"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs - Rambus\",\"isPartOf\":{\"@id\":\"https:\/\/www.rambus.com\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png\",\"datePublished\":\"2018-09-21T20:54:25+00:00\",\"dateModified\":\"2024-03-27T21:13:10+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage\",\"url\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png\",\"contentUrl\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png\",\"width\":500,\"height\":286,\"caption\":\"MIPI Devcon\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.rambus.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Presentations\",\"item\":\"https:\/\/www.rambus.com\/presentations\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.rambus.com\/#website\",\"url\":\"https:\/\/www.rambus.com\/\",\"name\":\"Rambus\",\"description\":\"At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.\",\"publisher\":{\"@id\":\"https:\/\/www.rambus.com\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.rambus.com\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.rambus.com\/#organization\",\"name\":\"Rambus\",\"url\":\"https:\/\/www.rambus.com\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.rambus.com\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2025\/09\/Rambus_Logo.png\",\"contentUrl\":\"https:\/\/www.rambus.com\/wp-content\/uploads\/2025\/09\/Rambus_Logo.png\",\"width\":200,\"height\":62,\"caption\":\"Rambus\"},\"image\":{\"@id\":\"https:\/\/www.rambus.com\/#\/schema\/logo\/image\/\"},\"sameAs\":[\"https:\/\/www.facebook.com\/RambusInc\",\"https:\/\/x.com\/rambusinc\",\"https:\/\/www.linkedin.com\/company\/rambus\",\"https:\/\/www.youtube.com\/user\/RambusWeb\"],\"description\":\"Rambus is a provider of industry-leading chips and silicon IP.\",\"email\":\"ebiz@rambus.com\",\"telephone\":\"+1-408-462-8000\",\"legalName\":\"Rambus Inc.\",\"numberOfEmployees\":{\"@type\":\"QuantitativeValue\",\"minValue\":\"501\",\"maxValue\":\"1000\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.rambus.com\/#\/schema\/person\/37e2e7e0a04304c805d567b056b6282e\",\"name\":\"fongj@rambus.com\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.rambus.com\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/eef6b189dc8119b048e438b0632a5939d30dd389395900b997b809f52cb059db?s=96&d=blank&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/eef6b189dc8119b048e438b0632a5939d30dd389395900b997b809f52cb059db?s=96&d=blank&r=g\",\"caption\":\"fongj@rambus.com\"},\"url\":\"https:\/\/www.rambus.com\/author\/fongjrambus-com\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs - Rambus","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi\u2120-and-mipi-dsi\u2120-designs\/","og_locale":"en_US","og_type":"article","og_title":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs","og_description":"Download The Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs to learn how MIPI Alliance Camera Serial Interface and Display","og_url":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi\u2120-and-mipi-dsi\u2120-designs\/","og_site_name":"Rambus","article_publisher":"https:\/\/www.facebook.com\/RambusInc","article_published_time":"2018-09-21T20:54:25+00:00","article_modified_time":"2024-03-27T21:13:10+00:00","og_image":[{"width":500,"height":286,"url":"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png","type":"image\/png"}],"author":"fongj@rambus.com","twitter_card":"summary_large_image","twitter_creator":"@rambusinc","twitter_site":"@rambusinc","schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#article","isPartOf":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/"},"author":{"name":"fongj@rambus.com","@id":"https:\/\/www.rambus.com\/#\/schema\/person\/37e2e7e0a04304c805d567b056b6282e"},"headline":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs","datePublished":"2018-09-21T20:54:25+00:00","dateModified":"2024-03-27T21:13:10+00:00","mainEntityOfPage":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/"},"wordCount":98,"commentCount":0,"publisher":{"@id":"https:\/\/www.rambus.com\/#organization"},"image":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage"},"thumbnailUrl":"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png","articleSection":["Interface IP","Presentations"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/","url":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/","name":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs - Rambus","isPartOf":{"@id":"https:\/\/www.rambus.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage"},"image":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage"},"thumbnailUrl":"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png","datePublished":"2018-09-21T20:54:25+00:00","dateModified":"2024-03-27T21:13:10+00:00","breadcrumb":{"@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#primaryimage","url":"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png","contentUrl":"https:\/\/www.rambus.com\/wp-content\/uploads\/2020\/09\/mipi-devcon-resource-library.png","width":500,"height":286,"caption":"MIPI Devcon"},{"@type":"BreadcrumbList","@id":"https:\/\/www.rambus.com\/mipi-devcon-the-impact-of-higher-data-rate-requirements-on-mipi-csi%e2%84%a0-and-mipi-dsi%e2%84%a0-designs\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.rambus.com\/"},{"@type":"ListItem","position":2,"name":"Presentations","item":"https:\/\/www.rambus.com\/presentations\/"},{"@type":"ListItem","position":3,"name":"MIPI DEVCON: The Impact of Higher Data Rate Requirements on MIPI CSI\u2120 and MIPI DSI\u2120 Designs"}]},{"@type":"WebSite","@id":"https:\/\/www.rambus.com\/#website","url":"https:\/\/www.rambus.com\/","name":"Rambus","description":"At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.","publisher":{"@id":"https:\/\/www.rambus.com\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.rambus.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/www.rambus.com\/#organization","name":"Rambus","url":"https:\/\/www.rambus.com\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.rambus.com\/#\/schema\/logo\/image\/","url":"https:\/\/www.rambus.com\/wp-content\/uploads\/2025\/09\/Rambus_Logo.png","contentUrl":"https:\/\/www.rambus.com\/wp-content\/uploads\/2025\/09\/Rambus_Logo.png","width":200,"height":62,"caption":"Rambus"},"image":{"@id":"https:\/\/www.rambus.com\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/www.facebook.com\/RambusInc","https:\/\/x.com\/rambusinc","https:\/\/www.linkedin.com\/company\/rambus","https:\/\/www.youtube.com\/user\/RambusWeb"],"description":"Rambus is a provider of industry-leading chips and silicon IP.","email":"ebiz@rambus.com","telephone":"+1-408-462-8000","legalName":"Rambus Inc.","numberOfEmployees":{"@type":"QuantitativeValue","minValue":"501","maxValue":"1000"}},{"@type":"Person","@id":"https:\/\/www.rambus.com\/#\/schema\/person\/37e2e7e0a04304c805d567b056b6282e","name":"fongj@rambus.com","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.rambus.com\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/eef6b189dc8119b048e438b0632a5939d30dd389395900b997b809f52cb059db?s=96&d=blank&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/eef6b189dc8119b048e438b0632a5939d30dd389395900b997b809f52cb059db?s=96&d=blank&r=g","caption":"fongj@rambus.com"},"url":"https:\/\/www.rambus.com\/author\/fongjrambus-com\/"}]}},"_links":{"self":[{"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/posts\/25220","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/users\/6"}],"replies":[{"embeddable":true,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/comments?post=25220"}],"version-history":[{"count":0,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/posts\/25220\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/media\/25225"}],"wp:attachment":[{"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/media?parent=25220"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/categories?post=25220"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.rambus.com\/wp-json\/wp\/v2\/tags?post=25220"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}