Home > Chip + Interface IP Glossary > Root Port
Table of Contents
In PCI Express (PCIe) architecture, a Root Port is a type of port located in the Root Complex, which connects the CPU and memory subsystem to PCIe devices. It initiates PCIe transactions and manages communication between the host system and downstream components such as endpoints, switches, and bridges. Root Ports are essential for system initialization, configuration, and data transfer in PCIe-based platforms.
The Root Port acts as the origin point for PCIe traffic. During system boot-up, it performs device enumeration, link training, and configuration space access for all connected PCIe devices. It supports transaction layer packets (TLPs) for reads, writes, and interrupts, and handles flow control, error reporting, and power management. In systems with multiple Root Ports, each port can independently manage its own hierarchy of devices, enabling parallelism and scalability.
Root Ports are implemented in:
Rambus offers PCI Express Controller IP that can be configured to support root port.
